



CMOS , 140 MHz 10-Bit Triple High Speed DAC

Preliminary Information

ADV7123


FEATURES

140 MSPS Throughput Rate
Triple 10-Bit D/A Converters
-48dB SFDR
RS-343A/RS-170 Compatible Output
Complimentary Outputs
TTL Compatible Inputs
Internal Reference
+5 V CMOS Monolithic Construction
48-Pin TQFP Package
Low Power Dissipation
Low Power Standby Mode
Industrial Temperature Range (-40°C - 85°C)

APPLICATIONS

Digital Video Systems
High Resolution Color Graphics
Digital Radio Modulation
Image Processing
Instrumentation
Video Signal Reconstruction

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADV7123* is a triple high speed, digital-to-analog converter on a single monolithic chip. It consists of a three high speed, 10-Bit, video D/A converters with complimentary outputs, a standard TTL input interface and a high impedance, analog output, current sources.

The ADV7123 has three separate 10-Bit wide input ports. A single +5V power supply, an optional external 1.235 V reference and clock are all that are required to make the part functional. The ADV7123 has additional video control signals, composite SYNC and BLANK.

The ADV7123 also has a power down mode.

The ADV7123 is fabricated in a +5V CMOS process. Its monolithic CMOS construction ensures greater functionality with lower power dissipation. The ADV7123 is available in a 48-lead TQFP package.

PRODUCT HIGHLIGHTS

1. 140 MSPS Throughput.
2. Guaranteed monotonic to 10 bits.
3. Compatible with a wide variety of high resolution color graphics systems including RS-343A and RS170A.

Prelim REV 1.0 AUG '96

* ADV is a Registered Trademark of Analog Devices, Inc.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700

Fax: 617/326-8703

ADV7123—SPECIFICATIONS

($V_{AA}^1 = +5\text{ V}$; $V_{REF} = +1.235\text{ V}$ (ext); $R_{SET} = 560\ \Omega$, $R_L = 37.5\ \Omega$, $C_L = 10\text{ pF}$).
All specifications T_{MIN} to T_{MAX} ² unless otherwise noted.)

Parameter	V _{AA} = 3.3V ³	Units	V _{AA} = 5V	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution (Each DAC)	10	Bits	10	Bits	Guaranteed Monotonic
Accuracy (Each DAC)					
Integral Nonlinearity ³	±1	LSB max	±1	LSB max	
Differential Nonlinearity ³	±1	LSB max	±1	LSB max	
Gray Scale Error	±5	% Gray Scale	±5	% Gray Scale	
Coding		Binary		Binary	
DIGITAL INPUTS					
Input High Voltage, V _{INH}	2.1	V min	2.4	V min	V _{IN} = 0.4 V or 2.4 V
Input Low Voltage, V _{INL}	0.6	V max	0.8	V max	
Input Current, I _{IN}	±1	µA max	±1	µA max	
Input Capacitance, C _{IN}	10	pF typ	10	pF typ	
ANALOG OUTPUT					
Current Range	tbd	mA min	15	mA min	I _{OUT} = 0 mA
	tbd	mA max	22	mA max	
Output Current					
White Level	tbd	mA min	16.74	mA min	
		mA max	18.50	mA max	
Black Level	tbd	µA min	0	µA min	
		µA max	50	µA max	
LSB Size	tbd	µA typ	17.28	µA typ	
Output Compliance, V _{OC}	0	V min	0	V min	
	tbd	V max	+1.4	V max	
Output Impedance, R _{OUT}	100	kΩ typ	100	kΩ typ	
Output Capacitance, C _{OUT}	30	pF max	30	pF max	
DYNAMIC PERFORMANCE					
SFDR ^{3,4}	-48	dBc max	-48	dBc max	FCLK = 125 MHz, FOUT = 2 MHz
SFDR ^{3,4}	-48	dBc max	-48	dBc max	FCLK = 100 MHz, FOUT = 2 MHz
SFDR ^{3,4}	-48	dBc max	-48	dBc max	FCLK = 125 MHz, FOUT = 16 MHz
SFDR ^{3,4}	-48	dBc max	-48	dBc max	FCLK = 100 MHz, FOUT = 16 MHz
SFDR ^{3,4}	-48	dBc max	-48	dBc max	FCLK = 125 MHz, FOUT = 40 MHz
SFDR ^{3,4}	-48	dBc max	-48	dBc max	FCLK = 100 MHz, FOUT = 40 MHz
Glitch Impulse	50	pV secs typ	50	pV secs typ	
DAC Noise ⁵	200	pV secs typ	200	pV secs typ	
VOLTAGE REFERENCE					
Voltage Reference Range, V _{REF}	1.21	V min	1.21	V min	V _{REF} = 1.235 V (ext)
	1.235	V typ	1.235	V typ	
	1.26	V max	1.26	V max	
Input Current, I _{VREF}	10	mA typ	10	mA typ	
VOLTAGE REFERENCE (INT) ³					
Voltage Reference Range, V _{REF}	1.21	V min	1.21	V min	
	1.235	V typ	1.235	V typ	
	1.26	V max	1.26	V max	
Output Impedance, R _{OUT}	100	kΩ typ	100	kΩ typ	
POWER REQUIREMENTS					
V _{AA}	3.3	V typ	5	V typ	50 MHz
Digital Supply Current ⁶	30	mA max	30	mA max	
	30	mA max	30	mA max	140 MHz
Analog Supply Current ⁶	tbd	mA max	tbd	mA max	
Standby Current	tbd	mA max	5	mA max	
Power Supply Rejection Ratio	0.5	%/% max	0.5	%/% max	COMP = 0.1 µF

NOTES

¹ $\pm 5\%$ for all versions.

²Temperature range (T_{MIN} to T_{MAX}): -40°C to $+85^\circ\text{C}$. Max Junction Temperature $T_J = 110^\circ\text{C}$

³Guaranteed by Characterisation

⁴See Appendix A for performance Graphs: SFDR to Nyquist Frequency Plot, SFDR to -2 MHz Frequency window, SNR vs O/P Frequency plot and THD vs O/P Frequency plot.

⁵This includes effects due to clock and data feedthrough.

⁶Pixel port is continuously clocked with data corresponding to a linear ramp.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{AA} = +5\text{ V} \pm 5\%$; $V_{REF} = +1.235\text{ V}$; $R_L = 37.5\ \Omega$, $C_L = 10\text{ pF}$; $R_{SET} = 560\text{ Ohms}$.
All Specifications T_{min} to T_{max} ² unless otherwise noted).

Parameter	140MHz Version	Units	Conditions/Comments
f_{max}	140	MHz max	Clock Rate
t_1^4	2	ns min	Data & Control Setup Time
t_2^4	2	ns min	Data & Control Hold Time
t_3^4	7.1	ns min	Clock Cycle Time
t_4^4	2.85	ns min	Clock Pulse Width High Time
t_5^4	2.85	ns min	Clock Pulse Width Low Time
t_6	12	ns typ	Analog Output Delay
t_7	1	ns typ	Analog Output Rise/Fall Time
t_8^3	12	ns typ	Analog Output Transition Time
t_{pline}	1	pclk	Pipeline Delay
t_{pdown}	tba	ns typ	Powerdown/Powerup Time

NOTES


¹TTL input values are 0 to 3 volts, with input rise/fall times $\leq 3\text{ ns}$, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

²Temperature Range (T_{min} to T_{max}); -40 to $+85^\circ\text{C}$

³Sample Tested at 25°C to ensure compliance

⁴Guaranteed by Characterisation

Specifications subject to change without notice.

TIMING DIAGRAM**NOTES**

1. Output delay (t_6) measured from the 50% point of the rising edge of CLOCK to the 50% point of full scale transition.
2. Output rise/fall time (t_7) measured between the 10% and 90% points of full scale transition.
3. Transition time (t_8) measured from the 50% point of full scale transition to within 2% of the final output value.

ORDERING INFORMATION¹

Package	Speed 50MHz	Option 140 MHz
PlasticTQFP ² (ST-48)	ADV7123KST50	ADV7123KST140

NOTES

¹ All devices are specified for -40 to +85°C operation

² TQFP Package

ABSOLUTE MAXIMUM RATINGS*

V _{AA} to GND.....	+7V
Voltage on any Digital Pin.....	GND-0.5V to V _{AA} +0.5V
Ambient Operating Temperature (T _A).....	-40°C to +85°C
Storage Temperature (T _S).....	-65°C to +150°C
Junction Temperature (T _J).....	+150°C
Lead Temperature (Soldering, 10 secs).....	300°C
Vapor Phase Soldering (1 minute)).....	220°C
I _{OUT} to GND ¹	0V to V _{AA}


NOTES

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

PIN CONFIGURATION

48 PIN TQFP




CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7123 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Prelim REV 1.0 AUG '96



ADV7123 TYPICAL CONNECTION DIAGRAM

TABLE 1. VIDEO OUTPUT TRUTH TABLE (RSET = 560 Ω , RLOAD = 37.5 Ω)

Description	IOG(mA)	$\overline{\text{IOG}}$ (mA)	IOR/IOB	$\overline{\text{IOR/IOB}}$	$\overline{\text{SYNC}}$	$\overline{\text{BLANK}}$	DAC Input Data
WHITE LEVEL	25.24	0	17.62	0	1	1	3FFH
VIDEO	Video + 7.62	17.62 - Video	Video	17.62 - Video	1	1	Data
VIDEO to BLANK	Video	17.62 - Video	Video	17.62 - Video	0	1	Data
BLACK LEVEL	7.62	17.62	0	17.62	1	1	000H
BLACK to BLANK	0	17.62	0	17.62	0	1	000H
BLANK LEVEL	7.62	17.62	0	17.62	1	0	xxxH
SYNC LEVEL	0	17.62	0	17.62	0	0	xxxH

PACKAGE DIMENSIONS
48 PIN TQFP

